Abstract-The introduction of the multiplexer-based Actel FPGA series ACT'" resulted in an increased interest in multiplexer circuits. This paper introduces a level-by-level top-down minimization algorithm for them. The concept of a local transform is applied for the generalization of the ratio parameter method for M(1) multiplexer synthesis having one data select input and a spectral method for M ( 2 ) multiplexer synthesis to determine redundant multiplexer inputs for M ( k ) multiplexer circuits. The algorithm developed for multilevel synthesis of M ( k ) multiplexer circuits for incompletely specified multioutput Boolean functions takes advantage of the combination of spectral and Boolean methods. The obtained multiplexer circuit can be directly realized with FPGA's like the Actel ACT series or the CLi 6000 series from Concurrent Logic. A simple heuristic is applied to map an M(1) multiplexer circuit to the Actel ACTl family.
I. INTRODUCTION EVERAL MULTILEVEL synthesis tools for the min-
S imization of logic functions to obtain a low literal count Boolean network have been developed [1]- [6] . A drawback of these tools is that they do not take the efficient synthesis for nearly linear functions into consideration. To overcome this drawback, the Portland logic optimizer (POLO) is currently under development. POLO is a system for efficient multilevel minimization, which takes into account near linearity of logic functions, especially for FPGA synthesis applications. For logic optimization purposes, a nearly linear function can be characterized by having a smaller number of product terms in its minimal exclusive sum of product (ESOP) form than it its minimal sum of product (SOP) form.
One approach to the synthesis of logic functions is to take advantage of the powerful multiplexer gate. It has been shown [7] - [9] that multiplexers are universal logic modules, where a multiplexer of k data-select inputs can realize any function of k + 1 input variables under the assumption that the complements of the input variables Manuscript received July 30, 1993. This work was supported by NSF grant MIP-9110722. This paper was recommended by Associate Editor L. Trevillyan.
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are also available. Thus, they can be used for the synthesis of multilevel logic networks. One can observe that an n-variable linear function (a linear function is an EXOR of literals) can be realized by a cascade multiplexer circuit of multiplexers with k data-select inputs, which are denoted by M ( k ) , where (" i ') multiplexers are necessary.
Many synthesis algorithms for different kinds of multiplexer circuits have been developed [ 101- [22] . One synthesis method with multiplexers is to find a single multiplexer, if possible of the minimum size, which realizes the given Boolean function [ 141-[ 161, [20] . Algorithms to find a cascade multiplexer circuit of a Boolean function, if realizable, have been presented in [lo] , [18] , and [21] . The algorithms [15] - [18] are based on graphical methods that allow only the synthesis for functions with up to six variables. A third realization, which will be further developed in this paper, is known as multiplexer tree circuit [11]- [13] , [16] , [17] , [22] - [25] . All the previous algorithms operate on minterms, whereas the method presented here is based on disjoint cubes [26] . It was shown [26] that the disjoint cube representation of a Boolean function respective to the number of product terms is close to the minimal SOP form obtained by the logic optimizer Espresso [ 11. Thus, the disjoint cube representation of a Boolean function is much more memory efficient than its minterm representation.
One of the motivations to investigate the synthesis for multiplexer tree circuits give new FPGA's like the ACT'" FPGA family from Actel [27] , where the basic building block consists of multiplexers (see Fig. 1 ).
Each basic building block of the ACT" family allows the implementation of an M(2) multiplexer ( Fig. 2(a) ) and, in the case of the ACTl family, implementation of three hierarchical M( 1) multiplexers (Fig. 2(b) ), which is denoted by act0 [28] . The ACT2 family allows only a restricted realization of three hierarchical M( 1) multiplexers, as can be observed from Fig. l(b) .
Another motivation for the interest in multiplexer circuits is that a function realized by multiplexer gates should have less gates than one constructed with conventional logic gates (NAND, NOR) [21] . We will compare the results obtained by technology mappers that support the explicit The general case of a multiplexer M ( k ) , where k is the number of data-select inputs, can be defined as follows.
Definition 2: The output function f ( x o , x I , -* x, -1) = f(X), where X is the vector of variables ( xo, xl, , x, -), of a multiplexer M ( k ) with k data-select inputs d,(X) is given by
where 4(X) E {d,(X), dj (X)}, being any Boolean function, with the polarity determined by the binary representation of i . For multiplexer synthesis algorithms, the data-select functions dj (X) are commonly restricted to input variables [12], [23] . Thus, the functionf(X) can be described by the sum of cofactors [ 11 with respect to the data-select variables.
where the polarity of the data-select variables XI * xk is determined by the binary representation of i . This is the well-known Shannon expansion. It follows that the datainput functioni is given by the data-select inputs x l , x2 is decomposed to f(X) = GGl + xIx2fi + X l X 2 h + X l X 2 . h (4) which is illustrated in Fig. 3 .
The functions fi are the data input functions, and the variables x l , x2 are the data select variables of the multiplexer. Let us observe that the functions fi do not depend on xI and x2.
The general problem in multiplexer synthesis is to find a circuit realization with the minimum number of multiplexers for a given multioutput incompletely specified Boolean function. According to (l), such a circuit can have multiplexers with various numbers of data-select inputs where each data-select input can be any function dj (X) [7] , [24] . Because finding the optimal data-select functions that may be one of many possible Boolean functions is very complex, the multiplexer synthesis algorithms find (quasi)optimal realizations according to (2), where the data-select variables are input variables The next section investigates the conditions for which the next-level multiplexer modules are redundant.
REDUNDANCY OF MULTIPLEXER MODULES
Dejinition 4: A spectrum of an n-variable Boolean function is called local spectrum L if the value of any spectral coefficient li of the spectrum L does not depend on all 2" minterms, that is, the transform matrix describing the transform has at least one entry that is 0.
The Rademacher-Walsh spectrum is not a local transform because any entry of its transform matrix W [25] is either 1 or -1 .
Notation: The number of true minterms covered by the data-input functionJ; will be denoted by a; and the number of don't care minterms by ci.
The values ai and ci of the function& can be easily calculated from its disjoint representation [26] . It should be noted that the values ai and ci are independent of the function representation.
Dejinition 5: A spectral coefficient li of the local spectrum L for an incompletely specified Boolean function is given by the pair of values li E { ( a ; , e ; ) } , whereas for a completely specified Boolean function li E { ( a i ) } .
The local spectrum L for a M(k) multiplexer consists of a spectral coefficient li for each of its data-input functions J;. A local transform for multiplexers can perform, in one step, both the initial calculation of the complete Rademacher-Walsh spectrum of the function and the following summation of a subset of coefficients. Thus, one avoids the complexity of computing the whole RademacherWalsh spectrum for a given function. An M(k) multiplexer for an n-variable Boolean function can have ($) dif- ferent possible combinations of k data select variables. Table I compares the number of coefficients that have to be calculated for an M(2) multiplexer synthesis by using the Rademacher-Walsh transform and the local transform. The first column of Table I gives the number of input variables of a Boolean function. The second column lists the number of spectral coefficients of the initial Rademacher-Walsh spectrum. Finally, the last column gives the number of spectral coefficients for all possible pairs of data-select variables, where a spectrum for a data-select pair consists of four coefficients. The formulas for the calculation of the number of coefficients are given in the second row.
As one can observe from There exist three basic conditions for which a next-level module is redundant. vantage of the presented method is that it verifies all three conditions. Thus, a linear component determined by an Exclusive OR gate can be detected.
Example 2: An M(l) multiplexerf(X) = xL + 3& (see A criterion for the selection of a particular combination of k data-select variables in the case that more than one combination leads to the same minimal number of next level modules has been introduced in gives a higher possibility for further minimization of the number of multiplexer gates in the following levels. This is based on the assumption that a higher density of false or true minterms in the data-input functions allows further minimization in the next levels.
The following property gives the relation of the spectral coefficients Zi obtained by the local transform for completely specified Boolean functions given by Definition 5 to the spectral coefficients si of the Rademacher-Walsh spectrum used in [23] . Property: The spectral coefficients si of the spectrum S,, . . . for k data-select variables x I . * xk are computed as follows:
where pt is the number of all true and false minterms covered by the support function p i . For incompletely specified Boolean functions, the value of Zi E (ai, ai + ci } is chosen whichever leads to the higher absolute value of si. Thus, we can formulate a fourth condition for multilevel realizations.
Condition 4: For different combinations of k data-select variables with the same minimal number of next-level multiplexer modules, one chooses the k data-select variables with the highest value of sum calculated according to (10) and (11). If several combinations have the same highest value of sum, one of them is selected randomly.
With the above Definitions and Properties, we are able to formulate the conditions for the redundancy of nextlevel modules by spectral and Boolean means. In the Boolean domain for the computation with a cube representation, (12) can be verified by
where f d c consists only of not specified terms. Equation (13) can be similarly verified by
where the notation f --* 1 denotes the specification of the not-specified terms of the incompletely specified Boolean function f to true literals. In the cube representation, just the respective output literals have to be changed from not specified to true terms to obtain this transformation.
A necessary condition for a completely specified function that is dependent on only one variable xl is that the coefficient
which is equivalent to
For an incompletely specified Boolean function, it is necessary that the not-specified terms can be specified in such a way that (16) 
and f n % = fdc where fdc consists only of not-specified terms.
Verijcation of Condition 2:
The assignment of the notspecified minterms to true or false ones to obtain identical data-input functions (J; = A), if possible, can be easily tested in spectral domain for completely specified Boolean functions as:
However, if (20) is true, the identity of the two functions still has to be verified. For incompletely specified Boolean functions, it has to be computed if the not-specified parts of the functions and J; can be specified in such a way that = J;. This can be verified by the complement of the intersection of the two incompletely specified functions j n = i n f ; (21) having no common minterms with the completely specified part of function J; i n f i n = f!Ln = ~i c l (22) and no common minterms with the completely specified part of function f / where # denotes the sharp operation [39], andfdcl andfdc2 consist only of not specified terms. If (22) and (23) are true, the not-specified part of & and f / can be specified in such a way that& = f / .
Verijication of Condition 3: A necessary condition for a data-input function& to be the complement of a completely specified data-input function f / is
(24)
To find a possible specification of the not-specified part of the incompletely specified Boolean function such that two data-input functions are complemented, (25) and (26) have to be true
to verify that the specified parts of both functions have no common minterms. The equivalent of (24) in the Boolean domain is given by If both formulas can be fulfilled, the not-specified part of the data-input functions f; and can be chosen in such a way that& = Ti.
The above conditions have to be computed for all possible combinations of data-select variables. In the case that there is more than one set of data-select variables that have the minimum number of next-level multiplexer modules, the one according to Condition 4 is chosen.
The verification of the four conditions allows the determination of the data-select variables for a single level of multiplexer modules. The algorithm is based on the bottom-up level-by-level minimization of a multioutput incompletely specified Boolean function. The primary output level of the function (which can consist of more than one multiplexer) is treated like any other level of the multiplexer tree circuit.
The pseudocode for the complete M ( k ) multiplexer synthesis algorithm musynthesis (k) is shown for the illustration of the different steps involved.
The function compute-modules(data-select-varia b l a [ 1) determines, through the verification of Conditions 1-3, the number of necessary next-level modules best select[ ] for the given set of data-select variables. Condition 4 is applied for tie cases by comparing their sum obtained by the summation over each sum,,-computed according to (10). After the set of data-select variables that leads to the minimum number of next-level modules has been found, the function decompose (best-select[ 1) computes the output functions for the next level for which the process is repeated. The algorithm stops when no further next-level modules are necessary, that is, a multiplexer circuit realization of the circuit has been found.
The developed methods are illustrated in the next section with a complete example.
IV. SYNTHESIS EXAMPLE
The synthesis steps from the previous section will be illustrated on the example from [23]:
First, the disjoint cube representation of f ( X ) has to be computed to be able to compute the local spectra f ( X ) = X 1~4 X g + ~1 x 2~4 + 2 1 x 2 x 3 Z 4 + X 3 2 4 x 5 + xIx3Xqxg.
The disjoint cubes obtained are illustrated by the circled areas shown in Fig. 6 . For the initial verification of the redundancy of next level modules, the local spectrum for each combination of data-select variables and the sum parameter are calculated. The calculation of the initial spectra L, , . , will be illustrated for the spectrum of the data-select pair xl , x2. The value of the spectral coefficients of the spectrum S.,., [23] can be obtained by (1 1) . The support functions p, for the local transform for the chosen data-select pair arep, = XIX2, pI = X I x 2 , p2 = xIX2, p3 = x I x 2 , where each trivial function covers pt = 25 -2 = 8 minterms: see (9).
To obtain the local spectrum for the chosen data-select pair, the cofactor of the functionf(X) has to be calculated with respect to each support function, e.g.
Because the function f ( X ) is completely specified, the spectral coefficients of the local spectrum are given by 1, E {a,}. They can be directly computed from the disjoint cube representation of the data-input functions f: u0 = 3 , u1 = 5, u2 = 2 , and u3 = 6. No coefficient Zi E {ui } fulfills (12), (13), or (17) , which verify the possibility of trivial data-input functions. Similarly, the criterion for the identity of two data-input functions (see (20)) is not satisfied. However, the necessary condition for complemented datainput functions is true for u2 + u3 = 8. Therefore, this case has to be verified further. Applying (25), we obtain f i n f3 = X4x5 # 4. Because the intersection is not empty, f i cannot be the complement off3. Thus, no data input of the multiplexer is redundant. Therefore, the number of next level modules Mod for the data-select variables xi and x2 is Mod = 4. To be able to later check the Condition 4, the sum = 48 is computed by applying (10) and (1 1).
The spectra for the other data-select pairs are calculated the same way. The results are listed in Table 11 . Because all possible cases of redundant next-level modules can be verified by conditions (1)- (3), the exact number of next level modules Mod can be directly calculated, whereas the method by Lloyd only determines the upper and lower bound maxMod and minMod.
In Table 11 , U* indicates, that the respective data-input function is either identical to another one or a trivial one. Because L,,, has the lowest number of next-level modules (mod = I ) , variables x, and x4 are selected for the output multiplexer, and all other data-select pairs can be discarded. Thus, the best pair of data-select variables has been found in the first step, whereas, for the pure spectral method [23] , three further verification steps would be necessary.
The nontrivial data-input functions to the multiplexer module have to be decomposed further for the calculation of the next level of the hierarchical multiplexer circuit. The four data-input functions have already been obtained by the substitution of the support functions pi for the dataselect pair xI, x4 with the initial function for the calculation of the spectral coefficients: fa = X3xs + ~2x3, fi = X5, f i = x s , and f3 = x2. The only nontrivial function is fo. Therefore, f o has to be decomposed further. Because the function fa depends on only three variables, it can be realized by one M(2) multiplexer, and the choice of the data-select variables does not matter [2 11.
To illustrate the general synthesis procedure, all three spectra, LXl,, of the remaining variables x2, x3 and xs are calculated (Table 111) . The expected result that no further multiplexer is necessary for any data-select pair is verified by the result given in Table 111 . The data-select pair x2, x3 is chosen for the realization of the second-level multiplexer. Thus, the final hierarchical multiplexer circuit has the form shown in Fig. 7 . [27] , the CLi6000 of Concurrent Logic [42] , or the CAL 1024 of Algotronix [43] , a special mapping algorithm is necessary for the ACT'" family of Actel. The macrocells provided by the ACT'" FPGA family from Actel (see Fig. 1 ) have a restricted connectivity of M ( l ) multiplexers. An M ( 2 ) multiplexer can be realized with one macrocell from both the ACT1 and ACT2 families.
V . MAPPING OF
TABLE IV BENCHMARK COMPARISONS
Therefore, a multiplexer circuit based on M ( 2 ) multiplexers can be directly mapped to the Actel FPGA's. However, because of the lack of inverters, for each complemented data-input function, an additional macrocell is necessary.
For our implementation, we chose the ACTl macrocell. The mapping of an M ( l ) multiplexer circuit to the ACTl macrocell is restricted by the internal connectivity of the macrocells. The output functions of the two multiplexers at the input of the macrocell MUXl and MUX2 are not available as outputs of the macrocell. Therefore, multiplexers with fanout > 1 have to be realized with the output level multiplexer MUX3 of a macrocell, or the respective multiplexer has to be duplicated. As a heuristic, we first map a multiplexer with fanout > 1 to the MUX3 multiplexer of a macrocell. Additionally, input multiplexers to this multiplexer with fanout = 1 are mapped to the same macrocell.
As a second step, the multiplexers that have a function g and its complement g as input are taken into consideration. Because of the restricted internal connectivity of a macrocell, the complementation of a data-input function realized according to Fig. 1 has only one minimal mapping shown in Fig. 5(c) . However, if the function jj is an input to more than two other multiplexers, it is realized in a separate macrocell. Finally, the remaining multiplexers are mapped level by level to the macrocells. The next section gives the results obtained by the implementation of the multiplexer synthesis algorithm. The results of this algorithm followed by mapping to the ACTl macrocell are also presented.
VI. BENCHMARK RESULTS
As stated in the previous section, the mapping of M ( 2 ) multiplexer circuits to the ACT'" FPGA's from Actel can be done directly. However, an M ( l ) multiplexer circuit has to be matched to the macrocells. The results of the multiplexer synthesis given in the columns k = 1 and k = 2 assume that inverters are available to realize complemented data input functions. The columns modules give the total number of necessary M( 1) or M ( 2 ) modules, and the columns depth gives the longest path in the circuit. The columns cells give the number of necessary macrocells. The time ((ti.)) is given in seconds. The computation times given for mu-map include the multiplexer synthesis and the mapping step. The results were obtained on a Sparc 4/370 (12.5 mips). For mis-pga (new) and Amap, the time was obtained on a DEC5500 (28 mips).
It should be stressed, that mu-map performs the synthesis and mapping for the actO type combination of M ( l ) multiplexers (Fig. 2(b) ). Additionally, the data-select inputs of the multiplexers are restricted to be input variables except for the realization of an inverter. Nevertheless, results close or even better than the ones obtained by the algorithms that take advantage of all the act1 and act2 macrocell possibilities are obtained. Moreover, the execution times for mu-map are much shorter than for mispga, which gives the closest results compared to m umap.
VII. CONCLUSION
The concept of a local transform has been applied to the synthesis of multiplexer circuits for incompletely specified multioutput Boolean functions. The program based on this concept has been implemented. The results show that the special case of the M ( l ) multiplexer synthesis with following mapping to the ACT1 family usually leads to the same number of macrocells and is generally faster than the conventional multilevel minimization followed by mapping [29] - [32] . However, contrary to those algorithms, the presented algorithm has been designed for general multiplexer synthesis and not specifically for the Actel FPGA's. By using a more sophisticated mapping algorithm, the obtained results can be even further improved. Moreover, the obtained multiplexer circuit can be easily converted to a mixed Exclusive OR multiplexer circuit, where multiplexers as in Fig. 5 (c) are replaced by an Exclusive OR. The results of mu-map for benchmark functions that are known to have a high Exclusive OR component like f51m, rd73, 5xp1, and sa02 are better than the results obtained by any of the other programs. Our future extensions are to expand the mapping algorithm to the ACT2 family. We would also like to implement the algorithm based on OBDD's, where we hope to obtain a significantly improved execution time and smaller memory requirement.
